


# DDR4 SDRAM LRDIMM

## MTA36ASF4G72LZ – 32GB

### Features

- DDR4 functionality and operations supported as defined in the component data sheet
- 288-pin, command/address/control registered, data buffered dual in-line, load reduced memory module (LRDIMM)
- Fast data transfer rates: PC4-2666, PC4-2400
- 32GB (4 Gig x 72)
- $V_{DD} = 1.20V$  (NOM)
- $V_{PP} = 2.5V$  (NOM)
- $V_{DDSPD} = 2.5V$  (NOM)
- Supports ECC error detection and correction
- Nominal and dynamic on-die termination (ODT) for data, strobe, and mask signals
- Low-power auto self refresh (LPASR)
- On-die internal, adjustable,  $V_{REFDQ}$  generation
- Dual-rank
- On-board I<sup>2</sup>C temperature sensor with integrated serial presence-detect (SPD) EEPROM
- 16 internal banks; 4 groups of 4 banks each
- Fixed burst chop (BC) of 4 and burst length (BL) of 8 via the mode register set (MRS)
- Selectable BC4 or BL8 on-the-fly (OTF)
- Gold edge contacts
- Halogen-free
- Fly-by topology
- Multiplexed command, and address bus
- Terminated control, command and address bus

**Figure 1: 288-Pin LRDIMM (MO-309, R/C-B, R/C-B1)**



### Options

- Operating temperature
  - Commercial ( $0^{\circ}C \leq T_{OPER} \leq 95^{\circ}C$ )
- Package
  - 288-pin DIMM (halogen-free)
- Frequency/CAS latency
  - 0.75ns @ CL = 19 (DDR4-2666)
  - 0.83ns @ CL = 17 (DDR4-2400)

### Marking

- None
- Z
- 2G6
- 2G3

**Table 1: Key Timing Parameters**

Speed Grade	Industry Nomenclature	Data Rate (MT/s)											$t_{RCD}$ (ns)	$t_{RP}$ (ns)	$t_{RC}$ (ns)
		CL = 20, CL = 19	CL = 18	CL = 17	CL = 16	CL = 15	CL = 14	CL = 13	CL = 12	CL = 11	CL = 10	CL = 9			
-2G6	PC4-2666	2666	2666	2400	2133	2133	1866	1866	1600	1600	1333	–	14.16	14.16	46.16
-2G4	PC4-2400	–	2400	2400	2400	2133	1866	1866	1600	1600	–	1333	13.32	13.32	45.32
-2G3	PC4-2400	–	2400	2400	2133	2133	1866	1866	1600	1600	1333	–	14.16	14.16	46.16
-2G1	PC4-2133	–	–	–	2133	2133	1866	1866	1600	1600	–	1333	13.5	13.5	46.5



**Table 2: Addressing**

Parameter	32GB
Row address	128K A[16:0]
Column address	1K A[9:0]
Device bank group address	4 BG[1:0]
Device bank address per group	4 BA[1:0]
Device configuration	8Gb (2 Gig x 4), 16 banks
Module rank address	2 CS_n[1:0]

**Table 3: Part Numbers and Timing Parameters – 32GB Modules**

Base device: MT40A2G4,<sup>1</sup> 8Gb DDR4 SDRAM

Part Number <sup>2</sup>	Module Density	Configuration	Module Bandwidth	Memory Clock/ Data Rate	Clock Cycles (CL- <sup>t</sup> RCD- <sup>t</sup> RP)
MTA36ASF4G72LZ-2G6__	32GB	4 Gig x 72	21.3 GB/s	0.75ns/2666 MT/s	19-19-19
MTA36ASF4G72LZ-2G3__	32GB	4 Gig x 72	19.2 GB/s	0.83ns/2400 MT/s	17-17-17

- Notes:
1. The data sheet for the base device can be found on [micron.com](http://micron.com).
  2. All part numbers end with a two-place code (not shown) that designates component and PCB revisions. Consult factory for current revision codes. Example: MTA36ASF4G72LZ-2G6D1.



## 32GB (x72, ECC, DR) 288-Pin DDR4 LRDIMM Pin Assignments

### Pin Assignments

Table 4: Pin Assignments

288-Pin DDR4 LRDIMM Front								288-Pin DDR4 LRDIMM Back							
Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol	Pin	Symbol
1	NC	37	V <sub>SS</sub>	73	V <sub>DD</sub>	109	V <sub>SS</sub>	145	NC	181	DQ29	217	V <sub>DD</sub>	253	DQ41
2	V <sub>SS</sub>	38	DQ24	74	CK0_t	110	DQS14_t	146	V <sub>REFCA</sub>	182	V <sub>SS</sub>	218	CK1_t	254	V <sub>SS</sub>
3	DQ4	39	V <sub>SS</sub>	75	CK0_c	111	DQS14_c	147	V <sub>SS</sub>	183	DQ25	219	CK1_c	255	DQS5_c
4	V <sub>SS</sub>	40	DQS12_t	76	V <sub>DD</sub>	112	V <sub>SS</sub>	148	DQ5	184	V <sub>SS</sub>	220	V <sub>DD</sub>	256	DQS5_t
5	DQ0	41	DQS12_c	77	V <sub>TT</sub>	113	DQ46	149	V <sub>SS</sub>	185	DQS3_c	221	V <sub>TT</sub>	257	V <sub>SS</sub>
6	V <sub>SS</sub>	42	V <sub>SS</sub>	78	EVENT_n	114	V <sub>SS</sub>	150	DQ1	186	DQS3_t	222	PARITY	258	DQ47
7	DQS9_t	43	DQ30	79	A0	115	DQ42	151	V <sub>SS</sub>	187	V <sub>SS</sub>	223	V <sub>DD</sub>	259	V <sub>SS</sub>
8	DQS09_c	44	V <sub>SS</sub>	80	V <sub>DD</sub>	116	V <sub>SS</sub>	152	DQS0_c	188	DQ31	224	BA1	260	DQ43
9	V <sub>SS</sub>	45	DQ26	81	BA0	117	DQ52	153	DQS0_t	189	V <sub>SS</sub>	225	A10_AP	261	V <sub>SS</sub>
10	DQ6	46	V <sub>SS</sub>	82	RAS_n/ A16	118	V <sub>SS</sub>	154	V <sub>SS</sub>	190	DQ27	226	V <sub>DD</sub>	262	DQ53
11	V <sub>SS</sub>	47	CB4	83	V <sub>DD</sub>	119	DQ48	155	DQ7	191	V <sub>SS</sub>	227	NC	263	V <sub>SS</sub>
12	DQ2	48	V <sub>SS</sub>	84	S0_n	120	V <sub>SS</sub>	156	V <sub>SS</sub>	192	CB5	228	WE_n/ A14	264	DQ49
13	V <sub>SS</sub>	49	CB0	85	V <sub>DD</sub>	121	DQS15_t	157	DQ3	193	V <sub>SS</sub>	229	V <sub>DD</sub>	265	V <sub>SS</sub>
14	DQ12	50	V <sub>SS</sub>	86	CAS_n/ A15	122	DQS15_c	158	V <sub>SS</sub>	194	CB1	230	NC	266	DQS6_c
15	V <sub>SS</sub>	51	DQS17_t	87	ODT0	123	V <sub>SS</sub>	159	DQ13	195	V <sub>SS</sub>	231	V <sub>DD</sub>	267	DQS6_t
16	DQ8	52	DQS17_c	88	V <sub>DD</sub>	124	DQ54	160	V <sub>SS</sub>	196	DQS8_c	232	A13	268	V <sub>SS</sub>
17	V <sub>SS</sub>	53	V <sub>SS</sub>	89	S1_n	125	V <sub>SS</sub>	161	DQ9	197	DQS8_t	233	V <sub>DD</sub>	269	DQ55
18	DQS10_t	54	CB6	90	V <sub>DD</sub>	126	DQ50	162	V <sub>SS</sub>	198	V <sub>SS</sub>	234	A17	270	V <sub>SS</sub>
19	DQS10_c	55	V <sub>SS</sub>	91	ODT1	127	V <sub>SS</sub>	163	DQS1_c	199	CB7	235	NF	271	DQ51
20	V <sub>SS</sub>	56	CB2	92	V <sub>DD</sub>	128	DQ60	164	DQS1_t	200	V <sub>SS</sub>	236	V <sub>DD</sub>	272	V <sub>SS</sub>
21	DQ14	57	V <sub>SS</sub>	93	S2_n	129	V <sub>SS</sub>	165	V <sub>SS</sub>	201	CB3	237	S3_n	273	DQ61
22	V <sub>SS</sub>	58	RESET_n	94	V <sub>SS</sub>	130	DQ56	166	DQ15	202	V <sub>SS</sub>	238	SA2	274	V <sub>SS</sub>
23	DQ10	59	V <sub>DD</sub>	95	DQ36	131	V <sub>SS</sub>	167	V <sub>SS</sub>	203	CKE1	239	V <sub>SS</sub>	275	DQ57
24	V <sub>SS</sub>	60	CKE0	96	V <sub>SS</sub>	132	DQS16_t	168	DQ11	204	V <sub>DD</sub>	240	DQ37	276	V <sub>SS</sub>
25	DQ20	61	V <sub>DD</sub>	97	DQ32	133	DQS16_c	169	V <sub>SS</sub>	205	NC	241	V <sub>SS</sub>	277	DQS7_c
26	V <sub>SS</sub>	62	ACT_n	98	V <sub>SS</sub>	134	V <sub>SS</sub>	170	DQ21	206	V <sub>DD</sub>	242	DQ33	278	DQS7_t
27	DQ16	63	BG0	99	DQS13_t	135	DQ62	171	V <sub>SS</sub>	207	BG1	243	V <sub>SS</sub>	279	V <sub>SS</sub>
28	V <sub>SS</sub>	64	V <sub>DD</sub>	100	DQS13_c	136	V <sub>SS</sub>	172	DQ17	208	ALERT_n	244	DQS4_c	280	DQ63
29	DQS11_t	65	A12	101	V <sub>SS</sub>	137	DQ58	173	V <sub>SS</sub>	209	V <sub>DD</sub>	245	DQS4_t	281	V <sub>SS</sub>
30	DQS11_c	66	A9	102	DQ38	138	V <sub>SS</sub>	174	DQS2_c	210	A11	246	V <sub>SS</sub>	282	DQ59
31	V <sub>SS</sub>	67	V <sub>DD</sub>	103	V <sub>SS</sub>	139	SA0	175	DQS2_t	211	A7	247	DQ39	283	V <sub>SS</sub>
32	DQ22	68	A8	104	DQ34	140	SA1	176	V <sub>SS</sub>	212	V <sub>DD</sub>	248	V <sub>SS</sub>	284	V <sub>DDSPD</sub>
33	V <sub>SS</sub>	69	A6	105	V <sub>SS</sub>	141	SCL	177	DQ23	213	A5	249	DQ35	285	SDA
34	DQ18	70	V <sub>DD</sub>	106	DQ44	142	V <sub>PP</sub>	178	V <sub>SS</sub>	214	A4	250	V <sub>SS</sub>	286	V <sub>PP</sub>
35	V <sub>SS</sub>	71	A3	107	V <sub>SS</sub>	143	V <sub>PP</sub>	179	DQ19	215	V <sub>DD</sub>	251	DQ45	287	V <sub>PP</sub>
36	DQ28	72	A1	108	DQ40	144	NC	180	V <sub>SS</sub>	216	A2	252	V <sub>SS</sub>	288	V <sub>PP</sub>

## Pin Descriptions

The pin description table below is a comprehensive list of all possible pins for DDR4 modules. All pins listed may not be supported on this module. See Functional Block Diagram for pins specific to this module.

**Table 5: Pin Descriptions**

Symbol	Type	Description
Ax	Input	<b>Address inputs:</b> Provide the row address for ACTIVATE commands and the column address for READ/WRITE commands in order to select one location out of the memory array in the respective bank (A10/AP, A12/BC_n, WE_n/A14, CAS_n/A15, and RAS_n/A16 have additional functions; see individual entries in this table). The address inputs also provide the op-code during the MODE REGISTER SET command. A17 is only defined for x4 SDRAM.
A10/AP	Input	<b>Auto precharge:</b> A10 is sampled during READ and WRITE commands to determine whether an auto precharge should be performed on the accessed bank after a READ or WRITE operation (HIGH = auto precharge; LOW = no auto precharge). A10 is sampled during a PRECHARGE command to determine whether the precharge applies to one bank (A10 LOW) or all banks (A10 HIGH). If only one bank is to be precharged, the bank is selected by the bank group and bank addresses.
A12/BC_n	Input	<b>Burst chop:</b> A12/BC_n is sampled during READ and WRITE commands to determine if burst chop (on-the-fly) will be performed (HIGH = no burst chop; LOW = burst-chopped). See Command Truth Table in the DDR4 component data sheet.
ACT_n	Input	<b>Command input:</b> ACT_n defines the ACTIVATE command being entered along with CS_n. The input into RAS_n/A16, CAS_n/A15, and WE_n/A14 are considered as row address A16, A15, and A14. See Command Truth Table.
BAx	Input	<b>Bank address inputs:</b> Define the bank (with a bank group) to which an ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command.
BGx	Input	<b>Bank group address inputs:</b> Define the bank group to which a REFRESH, ACTIVATE, READ, WRITE, or PRECHARGE command is being applied. Also determine which mode register is to be accessed during a MODE REGISTER SET command. BG[1:0] are used in the x4 and x8 configurations. x16-based SDRAM only has BG0.
C0, C1, C2 (RDIMM/LRDIMM only)	Input	<b>Chip ID:</b> These inputs are used only when devices are stacked; that is, 2H, 4H, and 8H stacks for x4 and x8 configurations using through-silicon vias (TSVs). These pins are not used in the x16 configuration. Some DDR4 modules support a traditional DDP package, which uses CS1_n, CKE1, and ODT1 to control the second die. All other stack configurations, such as a 4H or 8H, are assumed to be single-load (master/slave) type configurations where C0, C1, and C2 are used as chip ID selects in conjunction with a single CS_n, CKE, and ODT. Chip ID is considered part of the command code.
CKx_t CKx_c	Input	<b>Clock:</b> Differential clock inputs. All address, command, and control input signals are sampled on the crossing of the positive edge of CK_t and the negative edge of CK_c.
CKEx	Input	<b>Clock enable:</b> CKE HIGH activates and CKE LOW deactivates the internal clock signals, device input buffers, and output drivers. Taking CKE LOW provides PRECHARGE POWER-DOWN and SELF REFRESH operations (all banks idle), or active power-down (row active in any bank). CKE is asynchronous for self refresh exit. After V <sub>REFCA</sub> has become stable during the power-on and initialization sequence, it must be maintained during all operations (including SELF REFRESH). CKE must be maintained HIGH throughout read and write accesses. Input buffers (excluding CK_t, CK_c, ODT, RESET_n, and CKE) are disabled during power-down. Input buffers (excluding CKE and RESET_n) are disabled during self refresh.
CSx_n	Input	<b>Chip select:</b> All commands are masked when CS_n is registered HIGH. CS_n provides external rank selection on systems with multiple ranks. CS_n is considered part of the command code (CS2_n and CS3_n are not used on UDIMMs).

**Table 5: Pin Descriptions (Continued)**

Symbol	Type	Description
ODTx	Input	<b>On-die termination:</b> ODT (registered HIGH) enables termination resistance internal to the DDR4 SDRAM. When enabled, ODT ( $R_{TT}$ ) is applied only to each DQ, DQS <sub>t</sub> , DQS <sub>c</sub> , DM <sub>n</sub> /DBI <sub>n</sub> /TDQS <sub>t</sub> , and TDQS <sub>c</sub> signal for x4 and x8 configurations (when the TDQS function is enabled via the mode register). For the x16 configuration, $R_{TT}$ is applied to each DQ, DQSU <sub>t</sub> , DQSU <sub>c</sub> , DQSL <sub>t</sub> , DQSL <sub>c</sub> , UDM <sub>n</sub> , and LDM <sub>n</sub> signal. The ODT pin will be ignored if the mode registers are programmed to disable $R_{TT}$ .
PARITY	Input	<b>Parity for command and address:</b> This function can be enabled or disabled via the mode register. When enabled in MR5, the DRAM calculates parity with ACT <sub>n</sub> , RAS <sub>n</sub> /A16, CAS <sub>n</sub> /A15, WE <sub>n</sub> /A14, BG[1:0], BA[1:0], A[16:0]. Input parity should be maintained at the rising edge of the clock and at the same time as command and address with CS <sub>n</sub> LOW.
RAS <sub>n</sub> /A16 CAS <sub>n</sub> /A15 WE <sub>n</sub> /A14	Input	<b>Command inputs:</b> RAS <sub>n</sub> /A16, CAS <sub>n</sub> /A15, and WE <sub>n</sub> /A14 (along with CS <sub>n</sub> ) define the command and/or address being entered and have multiple functions. For example, for activation with ACT <sub>n</sub> LOW, these are addresses like A16, A15, and A14, but for a non-activation command with ACT <sub>n</sub> HIGH, these are command pins for READ, WRITE, and other commands defined in Command Truth Table.
RESET <sub>n</sub>	CMOS Input	<b>Active LOW asynchronous reset:</b> Reset is active when RESET <sub>n</sub> is LOW and inactive when RESET <sub>n</sub> is HIGH. RESET <sub>n</sub> must be HIGH during normal operation.
SAX	Input	<b>Serial address inputs:</b> Used to configure the temperature sensor/SPD EEPROM address range on the I <sup>2</sup> C bus.
SCL	Input	<b>Serial clock for temperature sensor/SPD EEPROM:</b> Used to synchronize communication to and from the temperature sensor/SPD EEPROM on the I <sup>2</sup> C bus.
DQx, CBx	I/O	<b>Data input/output and check bit input/output:</b> Bidirectional data bus. DQ represents DQ[3:0], DQ[7:0], and DQ[15:0] for the x4, x8, and x16 configurations, respectively. If cyclic redundancy checksum (CRC) is enabled via the mode register, the CRC code is added at the end of the data burst. Any one or all of DQ0, DQ1, DQ2, or DQ3 may be used for monitoring of internal $V_{REF}$ level during test via mode register setting MR[4] A[4] = HIGH; training times change when enabled.
DM <sub>n</sub> /DBI <sub>n</sub> / TDQS <sub>t</sub> (DMU <sub>n</sub> , DBIU <sub>n</sub> ), (DML <sub>n</sub> / DBIL <sub>n</sub> )	I/O	<b>Input data mask and data bus inversion:</b> DM <sub>n</sub> is an input mask signal for write data. Input data is masked when DM <sub>n</sub> is sampled LOW coincident with that input data during a write access. DM <sub>n</sub> is sampled on both edges of DQS. DM is multiplexed with the DBI function by the mode register A10, A11, and A12 settings in MR5. For a x8 device, the function of DM or TDQS is enabled by the mode register A11 setting in MR1. DBI <sub>n</sub> is an input/output identifying whether to store/output the true or inverted data. If DBI <sub>n</sub> is LOW, the data will be stored/output after inversion inside the DDR4 device and not inverted if DBI <sub>n</sub> is HIGH. TDQS is only supported in x8 SDRAM configurations (TDQS is not valid for UDIMMs).
SDA	I/O	<b>Serial Data:</b> Bidirectional signal used to transfer data in or out of the EEPROM or EEPROM/TS combo device.
DQS <sub>t</sub> DQS <sub>c</sub> DQSU <sub>t</sub> DQSU <sub>c</sub> DQSL <sub>t</sub> DQSL <sub>c</sub>	I/O	<b>Data strobe:</b> Output with read data, input with write data. Edge-aligned with read data, centered-aligned with write data. For x16 configurations, DQSL corresponds to the data on DQ[7:0], and DQSU corresponds to the data on DQ[15:8]. For the x4 and x8 configurations, DQS corresponds to the data on DQ[3:0] and DQ[7:0], respectively. DDR4 SDRAM supports a differential data strobe only and does not support a single-ended data strobe.
ALERT <sub>n</sub>	Output	<b>Alert output:</b> Possesses functions such as CRC error flag and command and address parity error flag as output signal. If a CRC error occurs, ALERT <sub>n</sub> goes LOW for the period time interval and returns HIGH. If an error occurs during a command address parity check, ALERT <sub>n</sub> goes LOW until the on-going DRAM internal recovery transaction is complete. During connectivity test mode, this pin functions as an input. Use of this signal is system-dependent. If not connected as signal, ALERT <sub>n</sub> pin must be connected to $V_{DD}$ on DIMMs.
EVENT <sub>n</sub>	Output	<b>Temperature event:</b> The EVENT <sub>n</sub> pin is asserted by the temperature sensor when critical temperature thresholds have been exceeded. This pin has no function (NF) on modules without temperature sensors.

**Table 5: Pin Descriptions (Continued)**

Symbol	Type	Description
TDQS_t TDQS_c (x8 DRAM-based RDIMM only)	Output	<b>Termination data strobe:</b> When enabled via the mode register, the DRAM device enables the same $R_{TT}$ termination resistance on TDQS_t and TDQS_c that is applied to DQS_t and DQS_c. When the TDQS function is disabled via the mode register, the DM/TDQS_t pin provides the data mask (DM) function, and the TDQS_c pin is not used. The TDQS function must be disabled in the mode register for both the x4 and x16 configurations. The DM function is supported only in x8 and x16 configurations. DM, DBI, and TDQS are a shared pin and are enabled/disabled by mode register settings. For more information about TDQS, see the DDR4 DRAM component data sheet (TDQS_t and TDQS_c are not valid for UDIMMs).
$V_{DD}$	Supply	<b>Module power supply:</b> 1.2V (TYP).
$V_{PP}$	Supply	<b>DRAM activating power supply:</b> 2.5V –0.125V / +0.250V.
$V_{REFCA}$	Supply	Reference voltage for control, command, and address pins.
$V_{SS}$	Supply	Ground.
$V_{TT}$	Supply	Power supply for termination of address, command, and control $V_{DD}/2$ .
$V_{DDSPD}$	Supply	Power supply used to power the I <sup>2</sup> C bus for SPD.
RFU	–	Reserved for future use.
NC	–	<b>No connect:</b> No internal electrical connection is present.
NF	–	<b>No function:</b> May have internal connection present, but has no function.

## DQ Map

**Table 6: Component-to-Module DQ Map, Front**

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U1	0	0	5	U2	0	10	23
	1	2	12		1	8	16
	2	1	150		2	11	168
	3	3	157		3	9	161
U3	0	22	32	U4	0	31	188
	1	21	170		1	29	181
	2	23	177		2	30	43
	3	20	25		3	28	36
U5	0	CB6	54	U7	0	34	104
	1	CB5	192		1	32	97
	2	CB7	199		2	35	249
	3	CB4	47		3	33	242
U8	0	40	108	U9	0	50	126
	1	42	115		1	48	119
	2	41	253		2	51	271
	3	43	260		3	49	264
U10	0	60	128	U11	0	7	155
	1	62	135		1	5	148
	2	61	273		2	6	10
	3	63	280		3	4	3
U12	0	14	21	U13	0	17	172
	1	12	14		1	19	179
	2	15	166		2	16	27
	3	13	159		3	18	34
U14	0	25	183	U15	0	CB0	49
	1	27	190		1	CB3	201
	2	24	38		2	CB1	194
	3	26	45		3	CB2	56
U17	0	38	102	U18	0	46	113
	1	36	95		1	44	106
	2	39	247		2	47	258
	3	37	240		3	45	251
U19	0	52	117	U20	0	58	137
	1	54	124		1	57	275
	2	53	262		2	59	282
	3	55	269		3	56	130




Table 7: Component-to-Module DQ Map, Back

Component Reference Number	Component DQ	Module DQ	Module Pin Number	Component Reference Number	Component DQ	Module DQ	Module Pin Number
U21	0	62	135	U22	0	48	119
	1	60	128		1	50	126
	2	63	280		2	49	264
	3	61	273		3	51	271
U23	0	42	115	U24	0	32	97
	1	40	108		1	34	104
	2	43	260		2	33	242
	3	41	253		3	35	249
U25	0	CB5	192	U26	0	29	181
	1	CB5	54		1	31	188
	2	CB4	47		2	28	36
	3	CB7	199		3	30	43
U27	0	21	170	U28	0	8	16
	1	22	32		1	10	23
	2	20	25		2	9	161
	3	23	177		3	11	168
U29	0	2	12	U30	0	57	275
	1	0	5		1	58	137
	2	3	157		2	56	130
	3	1	150		3	59	282
U31	0	54	124	U32	0	44	106
	1	52	117		1	46	113
	2	55	269		2	45	251
	3	53	262		3	47	258
U33	0	36	95	U34	0	CB3	201
	1	38	102		1	CB0	49
	2	37	240		2	CB2	56
	3	39	247		3	CB1	194
U35	0	27	190	U36	0	19	179
	1	25	183		1	17	172
	2	26	45		2	18	34
	3	24	38		3	16	27
U37	0	12	14	U38	0	5	148
	1	14	21		1	7	155
	2	13	159		2	4	3
	3	15	166		3	6	10



## Functional Block Diagram

Figure 2: Functional Block Diagram



Note: 1. The ZQ ball on each DDR4 component is connected to an external 240Ω ±1% resistor that is tied to ground. It is used for the calibration of the component's ODT and output driver.

## General Description

High-speed DDR4 SDRAM modules use DDR4 SDRAM devices with two or four internal memory bank groups. DDR4 SDRAM modules utilizing 4- and 8-bit-wide DDR4 SDRAM devices have four internal bank groups consisting of four memory banks each, providing a total of 16 banks. 16-bit-wide DDR4 SDRAM devices have two internal bank groups consisting of four memory banks each, providing a total of eight banks. DDR4 SDRAM modules benefit from DDR4 SDRAM's use of an  $8n$ -prefetch architecture with an interface designed to transfer two data words per clock cycle at the I/O pins. A single READ or WRITE operation for the DDR4 SDRAM effectively consists of a single  $8n$ -bit-wide, four-clock data transfer at the internal DRAM core and eight corresponding  $n$ -bit-wide, one-half-clock-cycle data transfers at the I/O pins.

DDR4 modules use two sets of differential signals: DQS<sub>t</sub> and DQS<sub>c</sub> to capture data and CK<sub>t</sub> and CK<sub>c</sub> to capture commands, addresses, and control signals. Differential clocks and data strobes ensure exceptional noise immunity for these signals and provide precise crossing points to capture input signals.

## Fly-By Topology

DDR4 modules use faster clock speeds than earlier DDR technologies, making signal quality more important than ever. For improved signal quality, the clock, control, command, and address buses have been routed in a fly-by topology, where each clock, control, command, and address pin on each DRAM is connected to a single trace and terminated (rather than a tree structure, where the termination is off the module near the connector). Inherent to fly-by topology, the timing skew between the clock and DQS signals can be easily accounted for by using the write-leveling feature of DDR4.

## Module Manufacturing Location

Micron Technology manufactures modules at sites world-wide. Customers may receive modules from any of the following manufacturing locations:

**Table 8: DRAM Module Manufacturing Locations**

Manufacturing Site Location	Country of Origin Specified on Label
Boise, USA	USA
Aguadilla, Puerto Rico	Puerto Rico
Xian, China	China
Singapore	Singapore

## Address Mapping to DRAM

### Address Mirroring

To achieve optimum routing of the address bus on DDR4 multi rank modules, the address bus will be wired as shown in the table below, or mirrored. For quad rank modules, ranks 1 and 3 are mirrored and ranks 0 and 2 are non-mirrored. Highlighted address pins have no secondary functions allowing for normal operation when cross-wired. Data is still read from the same address it was written. However, Load Mode operations require a specific address. This requires the controller to accommodate for a rank that is "mirrored." Systems may reference DDR4 SPD to determine if the module has mirroring implemented or not. See the JEDEC DDR4 SPD specification for more details.

**Table 9: Address Mirroring**

Edge Connector Pin	DRAM Pin, Non-mirrored	DRAM Pin, Mirrored
A0	A0	A0
A1	A1	A1
A2	A2	A2
A3	A3	A4
A4	A4	A3
A5	A5	A6
A6	A6	A5
A7	A7	A8
A8	A8	A7
A9	A9	A9
A10	A10	A10
A11	A11	A13
A13	A13	A11
A12	A12	A12
A14	A14	A14
A15	A15	A15
A16	A16	A16
A17	A17	A17
BA0	BA0	BA1
BA1	BA1	BA0
BG0	BG0	BG1
BG1	BG1	BG0

### Registering Clock Driver Operation

Registered DDR4 SDRAM modules use a registering clock driver device consisting of a register and a phase-lock loop (PLL). The device complies with the JEDEC DDR4 RCD specification.

To reduce the electrical load on the host memory controller's command, address, and control bus, Micron's RDIMMs utilize a DDR4 registering clock driver (RCD). The RCD presents a single load to the controller while redriving signals to the DDR4 SDRAM devices, which helps enable higher densities and increase signal integrity. The RCD also provides a low-jitter, low-skew PLL that redistributes a differential clock pair to multiple differential pairs of clock outputs.

## Control Words

The RCD device(s) used on DDR4 RDIMMs, LRDIMMs, and NVDIMMs contain configuration registers known as control words, which the host uses to configure the RCD based on criteria determined by the module design. Control words can be set by the host controller through either the DRAM address and control bus or the I<sup>2</sup>C bus interface. The RCD I<sup>2</sup>C bus interface resides on the same I<sup>2</sup>C bus interface as the module temperature sensor and EEPROM.

## Parity Operations

The RCD includes a parity-checking function that can be enabled or disabled in control word RC0E. The RCD receives a parity bit at the DPAR input from the memory controller and compares it with the data received on the qualified command and address inputs; it indicates on its open-drain ALERT\_n pin whether a parity error has occurred. If parity checking is enabled, the RCD forwards commands to the SDRAM when no parity error has occurred. If the parity error function is disabled, the RCD forwards sampled commands to the SDRAM regardless of whether a parity error has occurred. Parity is also checked during control word WRITE operations unless parity checking is disabled.

## Rank Addressing

The chip select pins (CS\_n) on Micron's modules are used to select a specific rank of DRAM. The RDIMM is capable of selecting ranks in one of three different operating modes, dependant on setting DA[1:0] bits in the DIMM configuration control word located within the RCD. Direct DualCS mode is utilized for single- or dual-rank modules. For quad-rank modules, either direct or encoded QuadCS mode is used.

## Data Buffer Operation and Description

Data buffers operate as 4-bit bidirectional data registers with differential strobes, designed for 1.2 V<sub>DD</sub> operation. Each buffer has a dual 4-bit host bus interface connected to the memory controller and a dual 4-bit DRAM interface connected to two x4 DRAM devices. Each buffer has an input-only 4-bit control bus interface consisting of two dedicated control signals, a voltage reference input, and a differential clock signal.

All DQ inputs are pseudo-differentiated with an internal voltage reference. All DQ outputs are V<sub>DD</sub>-terminated drivers that are optimized to drive single- or dual-terminated traces in DDR4 LRDIMM applications. The differential DQS strobes are used to sample the DQ inputs and are regenerated internally to drive the DQ outputs on the opposite side of the device.

Control inputs are sampled by the clock inputs, and each data buffer supports ZQ calibration for parity (with dedicated pins) and sequence error alerts.

## Temperature Sensor with SPD EEPROM Operation

### Thermal Sensor Operations

The integrated thermal sensor continuously monitors the temperature of the module PCB directly below the device and updates the temperature data register. Temperature data may be read from the bus host at any time, which provides the host real-time feedback of the module's temperature. Multiple programmable and read-only temperature registers can be used to create a custom temperature-sensing solution based on system requirements and JEDEC JC-42.2.

### EVENT<sub>n</sub> Pin

The temperature sensor also adds the EVENT<sub>n</sub> pin (open-drain), which requires a pull-up to V<sub>DDSPD</sub>. EVENT<sub>n</sub> is a temperature sensor output used to flag critical events that can be set up in the sensor's configuration registers. EVENT<sub>n</sub> is not used by the serial presence-detect (SPD) EEPROM.

EVENT<sub>n</sub> has three defined modes of operation: interrupt, comparator, and TCrit. In interrupt mode, the EVENT<sub>n</sub> pin remains asserted until it is released by writing a 1 to the clear event bit in the status register. In comparator mode, the EVENT<sub>n</sub> pin clears itself when the error condition is removed. Comparator mode is always used when the temperature is compared against the TCrit limit. In TCrit only mode, the EVENT<sub>n</sub> pin is only asserted if the measured temperature exceeds the TCrit limit; it then remains asserted until the temperature drops below the TCrit limit minus the TCrit hysteresis.

### SPD EEPROM Operation

DDR4 SDRAM modules incorporate SPD. The SPD data is stored in a 512-byte, JEDEC JC-42.4-compliant EEPROM that is segregated into four 128-byte, write-protectable blocks. The SPD content is aligned with these blocks as shown in the table below.

Block	Range		Description
0	0–127	000h–07Fh	Configuration and DRAM parameters
1	128–255	080h–0FFh	Module parameters
2	256–319	100h–13Fh	Reserved (all bytes coded as 00h)
	320–383	140h–17Fh	Manufacturing information
3	384–511	180h–1FFh	End-user programmable

The first 384 bytes are programmed by Micron to comply with JEDEC standard JC-45, "Appendix X: Serial Presence Detect (SPD) for DDR4 SDRAM Modules." The remaining 128 bytes of storage are available for use by the customer.

The EEPROM resides on a two-wire I<sup>2</sup>C serial interface and is not integrated with the memory bus in any manner. It operates as a slave device in the I<sup>2</sup>C bus protocol, with all operations synchronized by the serial clock. Transfer rates of up to 1 MHz are achievable at 2.5V (NOM).

Micron implements reversible software write protection on DDR4 SDRAM-based modules. This prevents the lower 384 bytes (bytes 0 to 383) from being inadvertently programmed or corrupted. The upper 128 bytes remain available for customer use and are unprotected.

## Electrical Specifications

Stresses greater than those listed may cause permanent damage to the module. This is a stress rating only, and functional operation of the module at these or any other conditions outside those indicated in each device's data sheet is not implied. Exposure to absolute maximum rating conditions for extended periods may adversely affect reliability.

**Table 10: Absolute Maximum Ratings**

Symbol	Parameter	Min	Max	Units	Notes
V <sub>DD</sub>	V <sub>DD</sub> supply voltage relative to V <sub>SS</sub>	-0.4	1.5	V	1
V <sub>DDQ</sub>	V <sub>DDQ</sub> supply voltage relative to V <sub>SS</sub>	-0.4	1.5	V	1
V <sub>PP</sub>	Voltage on V <sub>PP</sub> pin relative to V <sub>SS</sub>	-0.4	3.0	V	2
V <sub>IN</sub> , V <sub>OUT</sub>	Voltage on any pin relative to V <sub>SS</sub>	-0.4	1.5	V	

**Table 11: Operating Conditions**

Symbol	Parameter	Min	Nom	Max	Units	Notes
V <sub>DD</sub>	V <sub>DD</sub> supply voltage	1.14	1.20	1.26	V	1
V <sub>PP</sub>	DRAM activating power supply	2.375	2.5	2.75	V	2
V <sub>REFCA(DC)</sub>	Input reference voltage – command/address bus	0.49 × V <sub>DD</sub>	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub>	V	3
I <sub>VTT</sub>	Termination reference current from V <sub>TT</sub>	-750	-	750	mA	
V <sub>TT</sub>	Termination reference voltage (DC) – command/address bus	0.49 × V <sub>DD</sub> - 20mV	0.5 × V <sub>DD</sub>	0.51 × V <sub>DD</sub> + 20mV	V	4
I <sub>IN</sub>	Input leakage current; any input excluding ZQ; 0V < V <sub>IN</sub> < 1.1V	-2	-	2	μA	5
I <sub>ZQ</sub>	Input leakage current; ZQ	-3	-	3	μA	6, 7
I <sub>I/O</sub>	DQ leakage; 0V < V <sub>IN</sub> < V <sub>DD</sub>	-4	-	4	μA	7
I <sub>OZpd</sub>	Output leakage current; V <sub>OUT</sub> = V <sub>DD</sub> ; DQ is disabled	-	-	5	μA	
I <sub>OZpu</sub>	Output leakage current; V <sub>OUT</sub> = V <sub>SS</sub> ; DQ and ODT are disabled; ODT is disabled with ODT input HIGH	-	-	50	μA	
I <sub>VREFCA</sub>	V <sub>REFCA</sub> leakage; V <sub>REFCA</sub> = V <sub>DD</sub> /2 (after DRAM is initialized)	-2	-	2	μA	7

- Notes:
1. V<sub>DDQ</sub> balls on DRAM are tied to V<sub>DD</sub>.
  2. V<sub>PP</sub> must be greater than or equal to V<sub>DD</sub> at all times.
  3. V<sub>REFCA</sub> must not be greater than 0.6 × V<sub>DD</sub>. When V<sub>DD</sub> is less than 500mV, V<sub>REF</sub> may be less than or equal to 300mV.
  4. V<sub>TT</sub> termination voltages in excess of specification limit adversely affect command and address signals' voltage margins and reduce timing margins.
  5. Command and address inputs are terminated to V<sub>DD</sub>/2 in the registering clock driver. Input current is dependent on termination resistance set in the registering clock driver.
  6. Tied to ground. Not connected to edge connector.
  7. Multiply by number of DRAM die on module.

**Table 12: Thermal Characteristics**

Symbol	Parameter/Condition	Value	Units	Notes
T <sub>C</sub>	Commercial operating case temperature	0 to 85	°C	1, 2, 3
T <sub>C</sub>		>85 to 95	°C	1, 2, 3, 4
T <sub>OPER</sub>	Normal operating temperature range	0 to 85	°C	5, 7
T <sub>OPER</sub>	Extended temperature operating range (optional)	>85 to 95	°C	5, 7
T <sub>STG</sub>	Non-operating storage temperature	-55 to 100	°C	6
RH <sub>STG</sub>	Non-operating Storage Relative Humidity (non-condensing)	5 to 95	%	
NA	Change Rate of Storage Temperature	20	°C/hour	

- Notes:
1. Maximum operating case temperature; T<sub>C</sub> is measured in the center of the package.
  2. A thermal solution must be designed to ensure the DRAM device does not exceed the maximum T<sub>C</sub> during operation.
  3. Device functionality is not guaranteed if the DRAM device exceeds the maximum T<sub>C</sub> during operation.
  4. If T<sub>C</sub> exceeds 85°C, the DRAM must be refreshed externally at 2X refresh, which is a 3.9μs interval refresh rate.
  5. The refresh rate must double when 85°C < T<sub>OPER</sub> ≤ 95°C.
  6. Storage temperature is defined as the temperature of the top/center of the DRAM and does not reflect the storage temperatures of shipping trays.
  7. For additional information, refer to technical note TN-00-08: "Thermal Applications" available at [micron.com](http://micron.com).

## DRAM Operating Conditions

Recommended AC operating conditions are given in the DDR4 component data sheets. Component specifications are available at [micron.com](http://micron.com). Module speed grades correlate with component speed grades, as shown below.

**Table 13: Module and Component Speed Grades**

DDR4 components may exceed the listed module speed grades; module may not be available in all listed speed grades

Module Speed Grade	Component Speed Grade
-2G6	-075
-2G4	-083E
-2G3	-083
-2G1	-093E
-1G9	-107E

## Design Considerations

### Simulations

Micron memory modules are designed to optimize signal integrity through carefully designed terminations, controlled board impedances, routing topologies, trace length matching, and decoupling. However, good signal integrity starts at the system level. Micron encourages designers to simulate the signal characteristics of the system's memory bus to ensure adequate signal integrity of the entire memory system.

### Power

Operating voltages are specified at the edge connector of the module, not at the DRAM. Designers must account for any system voltage drops at anticipated power levels to ensure the required supply voltage is maintained.



## I<sub>DD</sub> Specifications

**Table 14: DDR4 I<sub>DD</sub> Specifications and Conditions – 32GB (Die Revision A)**

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 Gig x 4) component data sheet

Parameter	Symbol	2666	2400	Units
One bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub> <sup>1</sup>	1800	1620	mA
One bank ACTIVATE-PRECHARGE, word line boost, I <sub>pp</sub> current	I <sub>PP0</sub> <sup>1</sup>	108	108	mA
One bank ACTIVATE-READ-PRECHARGE current	I <sub>DD1</sub> <sup>1</sup>	2070	1890	mA
Precharge standby current	I <sub>DD2N</sub> <sup>2</sup>	1980	1800	mA
Precharge standby ODT current	I <sub>DD2NT</sub> <sup>1</sup>	1800	1620	mA
Precharge power-down current	I <sub>DD2P</sub> <sup>2</sup>	1260	1980	mA
Precharge quiet standby current	I <sub>DD2Q</sub> <sup>2</sup>	1800	1620	mA
Active standby current	I <sub>DD3N</sub> <sup>2</sup>	2160	1980	mA
Active standby I <sub>pp</sub> current	I <sub>PP3N</sub> <sup>2</sup>	108	108	mA
Active power-down current	I <sub>DD3P</sub> <sup>2</sup>	1440	1440	mA
Burst read current	I <sub>DD4R</sub> <sup>1</sup>	3510	3150	mA
Burst write current	I <sub>DD4W</sub> <sup>1</sup>	3510	3150	mA
Burst refresh current (1 x REF)	I <sub>DD5B</sub> <sup>1</sup>	4680	4590	mA
Burst refresh I <sub>pp</sub> current (1 x REF)	I <sub>PP5B</sub> <sup>1</sup>	594	594	mA
Self refresh current: Normal temperature range (0–85°C)	I <sub>DD6N</sub> <sup>2</sup>	1080	1080	mA
Self refresh current: Extended temperature range (0–95°C)	I <sub>DD6E</sub> <sup>2</sup>	1260	1260	mA
Self refresh current: Reduced temperature range (0–45°C)	I <sub>DD6R</sub> <sup>2</sup>	900	900	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub> <sup>2</sup>	720	720	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub> <sup>2</sup>	900	900	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub> <sup>2</sup>	1260	1260	mA
Bank interleave read current	I <sub>DD7</sub> <sup>1</sup>	4230	3960	mA
Bank interleave read I <sub>pp</sub> current	I <sub>PP7</sub> <sup>1</sup>	324	324	mA
Maximum power-down current	I <sub>DD8</sub> <sup>2</sup>	720	720	mA

- Notes: 1. One module rank in the active I<sub>DD/PP</sub>, the other rank in I<sub>DD2P/PP3N</sub>.  
2. All ranks in this I<sub>DD/PP</sub> condition.



**Table 15: DDR4 I<sub>DD</sub> Specifications and Conditions – 32GB (Die Revision B)**

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 Gig x 4) component data sheet

Parameter	Symbol	2666	2400	Units
One bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub> <sup>1</sup>	1278	1224	mA
One bank ACTIVATE-PRECHARGE, word line boost, I <sub>pp</sub> current	I <sub>PP0</sub> <sup>1</sup>	108	108	mA
One bank ACTIVATE-READ-PRECHARGE current	I <sub>DD1</sub> <sup>1</sup>	1494	1440	mA
Precharge standby current	I <sub>DD2N</sub> <sup>2</sup>	1260	1224	mA
Precharge standby ODT current	I <sub>DD2NT</sub> <sup>1</sup>	1350	1350	mA
Precharge power-down current	I <sub>DD2P</sub> <sup>2</sup>	900	900	mA
Precharge quite standby current	I <sub>DD2Q</sub> <sup>2</sup>	1080	1080	mA
Active standby current	I <sub>DD3N</sub> <sup>2</sup>	1476	1368	mA
Active standby I <sub>pp</sub> current	I <sub>PP3N</sub> <sup>2</sup>	108	108	mA
Active power-down current	I <sub>DD3P</sub> <sup>2</sup>	1224	1152	mA
Burst read current	I <sub>DD4R</sub> <sup>1</sup>	2628	2430	mA
Burst write current	I <sub>DD4W</sub> <sup>1</sup>	2466	2304	mA
Burst refresh current (1 x REF)	I <sub>DD5B</sub> <sup>1</sup>	4950	4950	mA
Burst refresh I <sub>pp</sub> current (1 x REF)	I <sub>PP5B</sub> <sup>1</sup>	558	558	mA
Self refresh current: Normal temperature range (0–85°C)	I <sub>DD6N</sub> <sup>2</sup>	1080	1080	mA
Self refresh current: Extended temperature range (0–95°C)	I <sub>DD6E</sub> <sup>2</sup>	1260	1260	mA
Self refresh current: Reduced temperature range (0–45°C)	I <sub>DD6R</sub> <sup>2</sup>	720	720	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub> <sup>2</sup>	309.6	309.6	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub> <sup>2</sup>	720	720	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub> <sup>2</sup>	1080	1080	mA
Bank interleave read current	I <sub>DD7</sub> <sup>1</sup>	3150	3060	mA
Bank interleave read I <sub>pp</sub> current	I <sub>PP7</sub> <sup>1</sup>	324	324	mA
Maximum power-down current	I <sub>DD8</sub> <sup>2</sup>	900	900	mA

- Notes: 1. One module rank in the active I<sub>DD/PP</sub>, the other rank in I<sub>DD2P/PP3N</sub>.  
2. All ranks in this I<sub>DD/PP</sub> condition.

**Table 16: DDR4 I<sub>DD</sub> Specifications and Conditions – 32GB (Die Revision D)**

Values are for the MT40A2G4 DDR4 SDRAM only and are computed from values specified in the 8Gb (2 Gig x 4) component data sheet

Parameter	Symbol	2666	Units
One bank ACTIVATE-PRECHARGE current	I <sub>DD0</sub> <sup>1</sup>	1278	mA
One bank ACTIVATE-PRECHARGE, word line boost, I <sub>pp</sub> current	I <sub>PP0</sub> <sup>1</sup>	108	mA
One bank ACTIVATE-READ-PRECHARGE current	I <sub>DD1</sub> <sup>1</sup>	1494	mA
Precharge standby current	I <sub>DD2N</sub> <sup>2</sup>	1260	mA
Precharge standby ODT current	I <sub>DD2NT</sub> <sup>1</sup>	1350	mA
Precharge power-down current	I <sub>DD2P</sub> <sup>2</sup>	900	mA
Precharge quite standby current	I <sub>DD2Q</sub> <sup>2</sup>	1080	mA
Active standby current	I <sub>DD3N</sub> <sup>2</sup>	1656	mA
Active standby I <sub>pp</sub> current	I <sub>PP3N</sub> <sup>2</sup>	108	mA
Active power-down current	I <sub>DD3P</sub> <sup>2</sup>	1224	mA
Burst read current	I <sub>DD4R</sub> <sup>1</sup>	2628	mA
Burst write current	I <sub>DD4W</sub> <sup>1</sup>	2556	mA
Burst refresh current (1 x REF)	I <sub>DD5B</sub> <sup>1</sup>	5094	mA
Burst refresh I <sub>pp</sub> current (1 x REF)	I <sub>PP5B</sub> <sup>1</sup>	558	mA
Self refresh current: Normal temperature range (0–85°C)	I <sub>DD6N</sub> <sup>2</sup>	1116	mA
Self refresh current: Extended temperature range (0–95°C)	I <sub>DD6E</sub> <sup>2</sup>	1296	mA
Self refresh current: Reduced temperature range (0–45°C)	I <sub>DD6R</sub> <sup>2</sup>	756	mA
Auto self refresh current (25°C)	I <sub>DD6A</sub> <sup>2</sup>	309.6	mA
Auto self refresh current (45°C)	I <sub>DD6A</sub> <sup>2</sup>	756	mA
Auto self refresh current (75°C)	I <sub>DD6A</sub> <sup>2</sup>	1116	mA
Bank interleave read current	I <sub>DD7</sub> <sup>1</sup>	4050	mA
Bank interleave read I <sub>pp</sub> current	I <sub>PP7</sub> <sup>1</sup>	378	mA
Maximum power-down current	I <sub>DD8</sub> <sup>2</sup>	800	mA

- Notes: 1. One module rank in the active I<sub>DD/PP</sub>, the other rank in I<sub>DD2P/PP3N</sub>.  
2. All ranks in this I<sub>DD/PP</sub> condition.

## Registering Clock Driver Specifications

**Table 17: Registering Clock Driver Electrical Characteristics**

DDR4 RCD01 devices or equivalent

Parameter	Symbol	Pins	Min	Nom	Max	Units
DC supply voltage	$V_{DD}$	–	1.14	1.2	1.26	V
DC reference voltage	$V_{REF}$	$V_{REFCA}$	$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	$0.51 \times V_{DD}$	V
DC termination voltage	$V_{TT}$	–	$V_{REF} - 40\text{mV}$	$V_{REF}$	$V_{REF} + 40\text{mV}$	V
High-level input voltage	$V_{IH, CMOS}$	DRST_n	$0.65 \times V_{DD}$	–	$V_{DD}$	V
Low-level input voltage	$V_{IL, CMOS}$		0	–	$0.35 \times V_{DD}$	V
DRST_n pulse width	$t_{IN-IT\_Power\_stable}$	–	1.0	–	–	$\mu\text{s}$
AC high-level output voltage	$V_{OH(AC)}$	All outputs except ALERT_n	$V_{TT} + (0.15 \times V_{DD})$	–	–	V
AC low-level output voltage	$V_{OL(AC)}$		–	–	$V_{TT} + (0.15 \times V_{DD})$	V
AC differential output high measurement level (for output slew rate)	$V_{OHdiff(AC)}$	Yn_t - Yn_c, BCK_t - BCK_c	–	$0.3 \times V_{DD}$	–	mV
AC differential output low measurement level (for output slew rate)	$V_{OLDiff(AC)}$		–	$-0.3 \times V_{DD}$	–	mV

Note: 1. Timing and switching specifications for the register listed are critical for proper operation of DDR4 SDRAM RDIMMs. These are meant to be a subset of the parameters for the specific device used on the module. See the JEDEC RCD01 specification for complete operating electrical characteristics. Registering clock driver parametric values are specified for device default control word settings, unless otherwise stated. The RCOA control word setting does not affect parametric values.

## Data Buffer Specifications

**Table 18: Data Buffer Electrical Characteristics**

DDR4 DB01 devices or equivalent

Parameter	Symbol	Pins	Min	Nom	Max	Unit
DC supply voltage	$V_{DD}$	–	1.14	1.2	1.26	V
DC reference voltage	$BV_{REFCA}$	$BV_{REF}$	$0.49 \times V_{DD}$	$0.5 \times V_{DD}$	$0.51 \times V_{DD}$	
Low-level input voltage	$V_{IL(static)}$	BCK_t, BCK_c (during clock stop)	0	–	$0.35 \times V_{DD}$	
Differential input cross point voltage range	$V_{IX(BCK)}$	BCK_t, BCK_c	–120	–	120	mV
Extended differential input cross point voltage range	$V_{IX\_EX(BCK)}$		–150	–	150	
Average common mode DC voltage	$V_{CM(DC)}$	BCK_t, BCK_c	$0.46 \times V_{DD}$	$0.5 \times V_{DD}$	$0.54 \times V_{DD}$	V
Single-ended high level	$V_{SEH}$	BCK_t, BCK_c	DDR4-1866, 2133 $(V_{DD}/2) + 90$ DDR4-2400 $(V_{DD}/2) + 75$	–	–	mV
Single-ended low level	$V_{SEL}$	BCK_t, BCK_c	–	–	DDR4-1866, 2133 $(V_{DD}/2) - 90$ DDR4-2400 $(V_{DD}/2) - 75$	
AC input high	$V_{IH(AC)}$	BCK_t, BCK_c	DDR4-1866, 2133 $BV_{REFCA} + 90$ DDR4-2400 $BV_{REFCA} + 75$	–	–	mV
AC input low	$V_{IL(AC)}$	BCK_t, BCK_c	–	–	DDR4-1866, 2133 $BV_{REFCA} - 90$ DDR4-2400 $BV_{REFCA} - 75$	
Differential input high	$V_{IH,diff}$	BCK_t, BCK_c	DDR4-1866, 2133; 130 DDR4-2400; 100	–	–	mV
Differential input low	$V_{IL,diff}$	BCK_t, BCK_c	–	–	DDR4-1866, 2133; –130 DDR4-2400; –100	
AC differential input high	$V_{IH,diff(AC)}$	BCK_t, BCK_c	$2 \times (V_{IH(AC).MIN} - BV_{REFCA})$	–	–	mV
AC differential input low	$V_{IL,diff(AC)}$	BCK_t, BCK_c	–	–	$2 \times (V_{IL(AC).MAX} - BV_{REFCA})$	

**Table 18: Data Buffer Electrical Characteristics (Continued)**

DDR4 DB01 devices or equivalent

Parameter	Symbol	Pins	Min	Nom	Max	Unit	
AC output high	$V_{OH(AC)}$	All outputs except ALERT_n	–	$(0.7 + 0.15) \times V_{DD}$	–	V	
AC output low	$V_{OL(AC)}$		–	$(0.7 - 0.15) \times V_{DD}$	–		
DC output high	$V_{OH(DC)}$		–	$1.1 \times V_{DD}$	–	V	
DC output mid	$V_{OM(DC)}$		–	$0.8 \times V_{DD}$	–		
DC output low	$V_{OL(DC)}$		–	$0.5 \times V_{DD}$	–		
AC differential output high	$V_{OH,diff(AC)}$		–	–	$0.3 \times V_{DD}$	–	V
AC differential output low	$V_{OL,diff(AC)}$		–	–	$-0.3 \times V_{DD}$	–	
Junction temperature	$T_j$	–	0	–	125	C°	
Case temperature	$T_{CASE}$	–	–	–	TBD		
Input clamp current	$I_{IK}$	–	–	–	–50	mA	
output clamp current	$I_{OK}$	–	–	–	±50		
Continuous output current	$I_O$	–	–	–	±50		
Continuous output current each $V_{DD}$ or $V_{SS}$ pin	$I_{CCC}$	–	–	–	±100		

Note: 1. Data buffer parametric values are specified for the device default control word settings, unless otherwise stated.



## Temperature Sensor with SPD EEPROM

The temperature sensor continuously monitors the module's temperature and can be read back at any time over the I<sup>2</sup>C bus shared with the serial presence-detect (SPD) EEPROM. Refer to JEDEC JC-42.4 EE1004 and TSE2004 device specifications for complete details.

### SPD Data

For the latest SPD data, refer to Micron's SPD page: [micron.com/SPD](http://micron.com/SPD).

**Table 19: Temperature Sensor with SPD EEPROM Operating Conditions**


Parameter/Condition	Symbol	Min	Nom	Max	Units
Supply voltage	V <sub>DDSPD</sub>	–	2.5	–	V
Input low voltage: logic 0; all inputs	V <sub>IL</sub>	–0.5	–	V <sub>DDSPD</sub> × 0.3	V
Input high voltage: logic 1; all inputs	V <sub>IH</sub>	V <sub>DDSPD</sub> × 0.7	–	V <sub>DDSPD</sub> + 0.5	V
Output low voltage: 3mA sink current V <sub>DDSPD</sub> > 2V	V <sub>OL</sub>	–	–	0.4	V
Input leakage current: (SCL, SDA) V <sub>IN</sub> = V <sub>DDSPD</sub> or V <sub>SSSPD</sub>	I <sub>LI</sub>	–	–	±5	μA
Output leakage current: V <sub>OUT</sub> = V <sub>DDSPD</sub> or V <sub>SSSPD</sub> , SDA in High-Z	I <sub>LO</sub>	–	–	±5	μA

**Table 20: Temperature Sensor and EEPROM Serial Interface Timing**

Parameter/Condition	Symbol	Min	Max	Units
Clock frequency	f <sub>SCL</sub>	10	1000	kHz
Clock pulse width HIGH time	t <sub>HIGH</sub>	260	–	ns
Clock pulse width LOW time	t <sub>LOW</sub>	500	–	ns
Detect clock LOW timeout	t <sub>TIMEOUT</sub>	25	35	ms
SDA rise time	t <sub>R</sub>	–	120	ns
SDA fall time	t <sub>F</sub>	–	120	ns
Data-in setup time	t <sub>SU:DAT</sub>	50	–	ns
Data-in hold time	t <sub>HD:DI</sub>	0	–	ns
Data out hold time	t <sub>HD:DAT</sub>	0	350	ns
Start condition setup time	t <sub>SU:STA</sub>	260	–	ns
Start condition hold time	t <sub>HD:STA</sub>	260	–	ns
Stop condition setup time	t <sub>SU:STO</sub>	260	–	ns
Time the bus must be free before a new transition can start	t <sub>BUF</sub>	500	–	ns
Write time	t <sub>W</sub>	–	5	ms
Warm power cycle time off	t <sub>POFF</sub>	1	–	ms
Time from power-on to first command	t <sub>INIT</sub>	10	–	ms

## Module Dimensions

**Figure 3: 288-Pin DDR4 LRDIMM**



- Notes: 1. All dimensions are in millimeters (inches); MAX/MIN or typical (TYP) where noted.  
 2. The dimensional diagram is for reference only.

8000 S. Federal Way, P.O. Box 6, Boise, ID 83707-0006, Tel: 208-368-4000  
[www.micron.com/products/support](http://www.micron.com/products/support) Sales inquiries: 800-932-4992  
 Micron and the Micron logo are trademarks of Micron Technology, Inc.  
 All other trademarks are the property of their respective owners.

This data sheet contains minimum and maximum limits specified over the power supply and temperature range set forth herein. Although considered final, these specifications are subject to change, as further product development and data characterization sometimes occur.